AMENDMENT OF THE CLAIMS

Please enter the following claims:

1. (currently amended) A method for reducing switching activity during a test scan operation of at least one scan chain in an integrated circuit (IC) comprising the steps of:

a)   determining stimulus and result value probabilities for a plurality of memory elements in said IC; and

b)   connecting said memory elements to form at least one scan chain based on said stimulus and result value probabilities, ~~thereby reducing~~ to reduce the switching activity as determined by said stimulus and result value probabilities and by ordering said memory elements within said at least one scan chain, wherein connecting said memory elements includes sequentially connecting at least one pair of said memory elements, said at least one pair of memory elements being determined by computing a value extracted from the equation:

$$D(A,B) \{ 1 + K [pm(A)(1 - pm(B)) + pm(B) (1 - pm(A))] \}, wherein$$

D(A,B) is a distance between said pair of memory elements, pm(A) is a probability that said stimulus and result values of a first memory element of said pair are the same, pm(B) is a probability that said stimulus and result values of a second memory element of said pair are the same, and K is a constant value.

2. (original) The method of claim 1, wherein said stimulus and result value probabilities are determined by generating and simulating a set of test patterns for said IC.

3. (previously amended) The method of claim 1, wherein each of said stimulus and result value probabilities comprise a probability that a stimulus value for a selected memory element

10/078,876   2   FIS920010383US1

coincides with a result value for said selected memory element.

4. (previously amended) The method of claim 1, wherein each of said stimulus and result value probabilities comprise a probability that a stimulus value for a selected memory element is the opposite of a result value for said selected memory element.

5. (previously amended) The method of claim 1, wherein said stimulus and result probabilities comprise for at least one pair of memory elements whose first element has a stimulus value s1 and a result value r1 and whose second element has a stimulus value s2 and a result value r2, a probability that the stimulus value s1 equals s2 and a probability that the result value r1 equals r2.

6. (previously amended) The method of claim 5, wherein the probability that said at least one pair of memory elements will be connected sequentially in said at least one scan chain increases with a probability that the stimulus value s1 equals s2 and the result value r1 equals r2, said probability that the stimulus value s1 equals s2 and the result value r1 equals r2 being computed from said probability that the stimulus value s1 equals s2 and said probability that the result value r1 equals r2.

7. (previously amended) The method of claim 5, wherein the probability that said at least one pair of memory elements will be connected sequentially in said at least one scan chain increases with a probability that the stimulus value s1 differs from s2 and the result value r1 differs from r2, said probability that the stimulus value s1 differs from s2 and the result value r1 differs from r2 being computed from said probability that the stimulus value s1 equals s2 and said probability that the result value r1 equals r2.

8. (previously amended) The method of claim 3, wherein a probability that at least one pair of

10/078,876   3   FIS920010383US1

said memory elements will be connected sequentially in said at least one scan chain increases with a probability that stimulus and the result values coincide for both elements of said pair, said probability of stimulus and result values coinciding for both elements of said pair being computed from said probability that the stimulus value for a first memory element of said pair coincides with the result value for said first memory element of said pair and from said probability that the stimulus value for a second memory element of said pair coincides with the result value for said second memory element of said pair.

9. (previously amended) The method of claim 4, wherein the probability that at least one pair of said memory elements will be connected sequentially in said at least one scan chains increases with a probability that stimulus and result values are opposite for both elements of said pair, said probability of stimulus and result values being opposite for both elements of said pair being computed from said probability that the stimulus value for a first memory element of said pair is the opposite of the result value for said first memory element of said pair and from said probability that the stimulus value for a second memory element of said pair is the opposite of the result value for said second memory element of said pair.

10. (previously amended) The method of claim 5, wherein the probability that at least one pair of said memory elements will be connected sequentially in at least one of said scan chains decreases with a probability that the stimulus value s1 differs from s2 and the result value r1 equals r2, said probability that the stimulus value s1 differs from s2 and the result value r1 equals r2 being computed from said probability that the stimulus value s1 equals s2 and said probability that the result value r1 equals r2.

11. (previously amended) The method of claim 5, wherein the probability that at least one pair of said memory elements will be connected sequentially in at least one of said scan chains decreases with a probability that the stimulus value s1 equals s2 and the result value r1 differs

10/078,876   4   FIS920010383US1

from r2, said probability that the stimulus value s1 equals s2 and the result value r1 differs from r2 being computed from said probability that the stimulus value s1 equals s2 and said probability that the result value r1 equals r2.

12. (original) The method of claim 7, wherein said sequential connection of said pair of memory elements includes an inversion between said pair of memory elements.

13. (canceled)

14. (original) The method of claim 1, wherein test patterns are generated for said IC, at least one of said test patterns including a stimulus value which is undetermined for at least one of said memory elements, said undetermined stimulus value being set to a value which does not cause switching during a scan operation between said memory element and the nearest closest preceding memory element in said chain for which a value was determined by said test pattern.

15. (original) The method of claim 1, wherein test patterns are generated for said IC, at least one of said test patterns including a stimulus value which is undetermined for at least one of said memory elements, said undetermined stimulus value being set to a value which does not cause switching during a scan operation between said memory element and the nearest closest following memory element in said chain for which a value was determined by said test pattern.

16. (original) The method of claim 1, wherein test patterns are generated for said IC, at least one of said test patterns including a stimulus value which is undetermined for at least one of said memory elements and a result value which is determined for said at least one memory element, said undetermined stimulus value being set to coincide with said determined result value.

10/078,876   5   FIS920010383US1

17. (previously amended) The method of claim 1, wherein test patterns are generated for said IC, at least one of said test patterns including a stimulus value which is determined for at least one of said plurality of memory elements, a result value which is undetermined for at least one of said plurality of memory elements, and stimulus values which are undetermined for at least another memory element, and wherein at least one of said undetermined stimulus values is set to a value which causes said undetermined result value to have a value that coincides to said determined stimulus value.

18. (currently amended) ~~The method of claim 1~~, A method for reducing switching activity during a test scan operation of at least one scan chain in an integrated circuit (IC) comprising the steps of:

a) determining stimulus and result value probabilities for a plurality of memory elements in said IC; and

b) connecting said memory elements to form at least one scan chain based on said stimulus and result value probabilities, thereby reducing the switching activity as determined by said stimulus and result value probabilities and by ordering said memory elements within said at least one scan chain, wherein ~~the step of~~ connecting said pair of memory elements is determined by computing a value determined by the equation:

$$D(A,B) \{ 1 + K [ps(1 - pr) + pr(1 - ps)] \}, \text{ wherein}$$

$D(A,B)$ is a distance between said pair of memory elements, ps is said probability that $s1$ equals $s2$, pr is said probability that $r1$ equals $r2$, and K is a constant value.

19. (currently amended) The method of claim 18, wherein a set of test patterns is generated for

10/078,876   6   FIS920010383US1

said IC, at least one pair of members of said test pattern set are merged to reduce the number of elements in said set of test patterns, a total switching activity during scan-in of said merged pattern is computed, and said merging is rejected if said computed total switching activity exceeds a predetermined limit.

20. (currently amended) The method of claim 18, wherein a set of test patterns is generated for said IC, a total switching activity during scan-out of result values for at least one member of said test pattern is computed, and said test pattern is rejected if said total computed switching activity exceeds a predetermined limit.

21. (original) The method of claim 2 18, wherein a maximum switching activity during scan-in or scan-out of any test pattern of said set of test patterns is determined for at least one candidate scan chain ordering, said candidate scan chain ordering being rejected if said maximum switching activity exceeds said predetermined limit.

22. (canceled)

23. (currently amended) A program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform method steps for reducing the switching activity during a test scan operation of at least one scan chain in an integrated circuit (IC), the method steps comprising:

a) determining stimulus and result value probabilities for a plurality of memory elements in said IC; and

b) connecting said memory elements to form at least one scan chain based on said stimulus and

10/078,876   7   FIS920010383US1

result value probabilities, thereby reducing to reduce the switching activity as determined by said stimulus and result value probabilities and by ordering said memory elements within said at least one scan chain, wherein connecting said memory elements includes sequentially connecting at least one pair of said memory elements, said at least one pair of memory elements being determined by computing a value extracted from the equation:

$$D(A,B) \{ 1 + K [pm(A)(1 - pm(B)) + pm(B) (1 - pm(A))] \}, \text{ wherein}$$

$D(A,B)$ is a distance between said pair of memory elements, $pm(A)$ is a probability that said stimulus and result values of a first memory element of said pair are the same, $pm(B)$ is a probability that said stimulus and result values of a second memory element of said pair are the same, and K is a constant value.

10/078,876   8   FIS920010383US1